Physical Verification Ic Engineer jobs
Subscribe to RSS Feed| Posted | Job Title | Company | Location |
|---|---|---|---|
|
More Job Postings from the Web
|
|||
| Nov 23 | IC Layout Engineer/CAD Engineer | Skyworks | Newbury Park, CA |
|
Requisition Number : FES2357 Job Title : IC Layout Engineer/CAD Engineer ... design and an understanding of how the physical layout can affect circuit... more |
|||
| Nov 23 | Systems Engineer | ASRC Communications | Fort Meade, MD |
|
participate in the electronic eligibility verification system (E-verify). This system ... design Logic synthesis Logical and physical verification Built In Self Test (BIST) IC... more |
|||
| Nov 23 | Senior Analog/Mixed-Signal Design Engineer -- Microcontrollers | Fusion408 | Austin, TX |
|
Senior Analog/Mixed-Signal Design Engineer -- Microcontrollers Job code: 2706 Job ... -Behavioral modeling (Matlab & Verilog) -Physical verification (LVS, parasitic... more |
|||
| Nov 19 | IC Engineer RF Mixed Signal Cadence CAD PCB Cadence | Fairfield, CT | |
|
Cybercoders.com Position Title IC Engineer RF Mixed Signal Cadence CAD PCB ... design - Evaluation of Analog and RF IC's - Physical pattern layout -... more |
|||
| Nov 19 | IC Engineer RF Mixed Signal Cadence CAD PCB Cadence | Fairfield, CT | |
|
Cybercoders.com Position Title IC Engineer RF Mixed Signal Cadence CAD PCB ... design - Evaluation of Analog and RF IC's - Physical pattern layout -... more |
|||
| Nov 19 | ASIC Physical Design Engineer | Techforce | San Jose, CA |
|
Physical Design Engineer Location San Jose, CA Experience 5-10 years experience ... experience. Chip level P&R, Physical Verification, Synopsys IC Compiler, Magma... more |
|||
| Nov 18 | Microwave Engineer | L-3 Communications Holdings | Reston, VA |
|
and commercial customers. Microwave Engineer Reporting to the Director of ... to quality and customer satisfaction Physical Requirements Able to work outdoors... more |
|||
| Nov 16 | SENIOR ANALOG DESIGNER | Canesta | Sunnyvale, CA |
|
reviews, supervising and simulating the physical implementation. The ideal candidate ... is a self starter, highly motivated engineer with excellent technical skills,... more |
|||
| Nov 15 | Systems Engineer IV / ISSE | NCI Information Systems | Annapolis Junction, MD |
|
Logic synthesis; Logical and physical verification; Built In Self Test (BIST); IC ... Engineer (MCSE), Cisco Certified Network Engineer (CCNA), Cisco Certified Network... more |
|||
| Nov 13 | Systems Engineer Sr Stf | Lockheed Martin - Info Systems & Global Services - Information Technology | Maryland |
|
Specific Job Description The Systems Engineer Level 2 shall have a minimum of ... *Logic synthesis *Logical and physical verification *Built In Self Test (BIST) *IC... more |
|||
| Nov 12 | Senior CAD Engineer | SanDisk | Milpitas, CA |
|
for developing/supporting physical verification rule decks (LVS/DRC/ERC) for ... foundry physical verification rule decks for DRC/LVS/ERC... more |
|||
| Nov 12 | Principal Engineer- RF Switch Design & Development Leader | FPC (Fortune Personnel Consultants) | Iowa |
|
and specification Simulation and physical layout of switch circuits LVS, ... performance. Candidate may perform verification testing of their designs. A... more |
|||
| Nov 11 | Physical Verification IC Engineer | Broadcom | Irvine, CA |
|
for IP Group - The physical Verification Engineer will be responsible for ... years experience in IC design and physical verification. Must be proficient in VLSI... more |
|||
| Nov 11 | Staff Physical Design Engineer | IDT | San Jose, CA |
|
and route, timing analysis and physical verification including power and signal ... (SOCe, Conformal, Voltage Storm). Power, physical verification, signal integrity... more |
|||
| Nov 11 | Systems Engineer Sr Stf | Lockheed Martin | Baltimore, MD |
|
Req ID 143969BR Industry Job Title Systems Engineer Sr Stf Standard Job Code/Title ... design . Logic synthesis . Logical and physical verification . Built In Self Test... more |
|||
| Nov 10 | Staff Physical Design Engineer | IDT | San Jose, CA |
|
place and route, timing analysis and physical verification including power and ... (SOCe, Conformal, Voltage Storm). Power, physical verification, signal integrity... more |
|||
| Nov 07 | Staff Mixed Signal Layout Engineer | Silicon South | San Diego, CA |
|
capability to perform challenging IC physical layout of highly integrated, high ... IC layout design.Proven ability to perform IC layout for all aspects of complex analog... more |
|||
| Nov 06 | Senior Analog/Mixed-Signal Design Engineer -- Microcontrollers | Fusion408 | Austin, TX |
|
Senior Analog/Mixed-Signal Design Engineer -- Microcontrollers Job code: 2706 Job ... -Behavioral modeling (Matlab & Verilog) -Physical verification (LVS, parasitic... more |
|||
| Nov 06 | CAD/Spice Modeling Engineer | Globalfoundries | Sunnyvale, CA |
|
years experience and knowledge of IC design verification flow, layout, and ... & Cadence QRC. Familiarity with Physical Verification tools such as... more |
|||
| Nov 05 | Engineer, Staff Physical Design | Marvell | Santa Clara, CA |
|
verification. Familiar with hierarchical physical design strategies, methodologies ... power/signal integrity signoff, physical verification (DRC/LVS/Antenna) to backend... more |
|||
| Nov 05 | SENIOR LAYOUT ENGINEER- POWER IC's | Fusion408 | Boston, MA |
|
Lowell, MA SENIOR LAYOUT ENGINEER- POWER IC's Senior Layout Engineer needed ... and working knowledge of final verification performed with LVS & DRC The... more |
|||
| Nov 05 | Principle Mixed Signal CMOS Design Engineer (Job Code 2004) | Invensense | Santa Clara, CA |
|
IC project. Requirements: - Experience as IC lead for several projects with ... and top level layout, and LVS/DRC physical verification checks through to a tapeout... more |
|||
| Nov 05 | Principal Systems Design Engineer 09-11649 | Broadcom | San Jose, CA |
|
participate in systems design and verification of a chipset with combined ... candidate will work not only on the verification of the device, but initially in... more |
|||
| Nov 05 | Principal Systems Design Engineer 09-11649 | Broadcom | Irvine, CA |
|
participate in systems design and verification of a chipset with combined ... candidate will work not only on the verification of the device, but initially in... more |
|||
| Nov 04 | Physical Verification IC Engineer | Broadcom | Irvine, CA |
|
Title : Physical Verification IC Engineer Job Category : ... for IP Group - The physical Verification Engineer will be responsible for... more |
|||
| Nov 04 | Principal Systems Design Engineer | Broadcom | California |
|
participate in systems design and verification of a chipset with combined ... candidate will work not only on the verification of the device, but initially in... more |
|||
| Nov 04 | Staff Scientist | Broadcom | Irvine, CA |
|
Category : Engineering Position Type : Verification Shift : 1st shift - ... and scripts for functional block and physical layer for broadband Mix-signal... more |
|||
| Nov 02 | Principal Systems Design Engineer 09-11649 | Broadcom | San Jose, CA |
|
Will participate in systems design and verification of a chipset with combined ... candidate will work not only on the verification of the device, but initially in... more |
|||
| Nov 02 | Custom Circuit Designer | Intel | Santa Clara, CA |
|
RTL Verilog code for logic and functional verification, designing full-custom digital ... work encompass timing verification, analysis of individual circuit... more |
|||
| Nov 01 | Principal Systems Design Engineer 09-11649 | Broadcom | San Jose, CA |
|
participate in systems design and verification of a chipset with combined ... candidate will work not only on the verification of the device, but initially in... more |
|||
| Nov 01 | Principal Systems Design Engineer 09-11649 | Broadcom | San Jose, CA |
|
participate in systems design and verification of a chipset with combined ... candidate will work not only on the verification of the device, but initially in... more |
|||
| Nov 01 | Principal Systems Design Engineer 09-11649 | Broadcom | San Jose, CA |
|
Will participate in systems design and verification of a chipset with combined ... candidate will work not only on the verification of the device, but initially in... more |
|||
| Nov 01 | Principal Systems Design Engineer 09-11649 | Broadcom | San Jose, CA |
|
Will participate in systems design and verification of a chipset with combined ... candidate will work not only on the verification of the device, but initially in... more |
|||
| Oct 31 | CAD Staff Engineer | Santa Clara, CA | |
|
for the development and support of the physical verification tools, flows and ... with local and remote PDK teams/managers, IC process development, IC designers, CAD... more |
|||
| Oct 31 | Principal Systems Design Engineer 09-11649 | Broadcom | Irvine, CA |
|
Will participate in systems design and verification of a chipset with combined ... candidate will work not only on the verification of the device, but initially in... more |
|||
| Oct 31 | CAD Staff Engineer | Top Echelon Network | Santa Clara, CA |
|
for the development and support of the physical verification tools, flows and ... PDK teams/managers, IC process development, IC designers, CAD tool owners and other... more |
|||
| Oct 30 | Principal Systems Design Engineer 09-11649 | Broadcom | Irvine, CA |
|
participate in systems design and verification of a chipset with combined ... candidate will work not only on the verification of the device, but initially in... more |
|||
| Oct 30 | Principal Systems Design Engineer 09-11649 | Broadcom | Irvine, CA |
|
participate in systems design and verification of a chipset with combined ... candidate will work not only on the verification of the device, but initially in... more |
|||
| Oct 30 | Principal Systems Design Engineer | Broadcom | Irvine, CA |
|
participate in systems design and verification of a chipset with combined ... candidate will work not only on the verification of the device, but initially in... more |
|||
| Oct 30 | Principal Systems Design Engineer | Broadcom | San Jose, CA |
|
participate in systems design and verification of a chipset with combined ... candidate will work not only on the verification of the device, but initially in... more |
|||
