SystemC jobs
Subscribe to RSS Feed| Posted | Job Title | Company | Location |
|---|---|---|---|
|
More Job Postings from the Web
|
|||
| Nov 06 | PMTS - SoC Verification Engineer | AMD | Boxborough, MA |
|
Experience in test bench development based upon C/C++, SystemC, Vera, Specman, or SystemVerilog required. Requires an understanding of computer architecture and/or graphics. more |
|||
| Nov 06 | WPAN IC Design Engineer (802.11 / MAC) | Broadcom | Santa Clara, CA |
|
process including Verilog, VHDL and C /C++/SystemC . Strong analytical, and problem solving skills as well as hands-on lab debugging skills. Excellent knowledge of RTL... more |
|||
| Nov 06 | WPAN IC Design Engineer (802.11 / MAC) | Broadcom | Santa Clara, CA |
|
process including Verilog, VHDL and C /C++/SystemC . Strong analytical, and problem solving skills as well as hands-on lab debugging skills. Excellent knowledge of RTL... more |
|||
| Nov 06 | Hardware Engineer | Hillsboro, OR | |
|
experience with RTL, Verilog, or SystemC - Development of Platform Security technologies including cryptographic algorithms Additional preferred skills would be: - Knowledge of... more |
|||
| Nov 05 | Hardware Engineer | Intel | Hillsboro, OR |
|
experience with RTL, Verilog, or SystemC - Development of Platform Security technologies including cryptographic algorithms Additional preferred skills would be: - Knowledge of... more |
|||
| Nov 04 | ESL Development Intern | Intel | Phoenix, AZ |
|
specifications to understand what to model. SystemC is the primary modeling language ... the candidate has hands on experience with SystemC. Candidate should also be an... more |
|||
| Nov 04 | ESL Development Intern | Intel | Folsom, CA |
|
specifications to understand what to model. SystemC is the primary modeling language ... the candidate has hands on experience with SystemC. Candidate should also be an... more |
|||
| Nov 04 | Sr DSP ASIC Design Engineer | Vision Consulting | Minneapolis, MN |
|
technologies is a plus.* Experience using SystemC, SVTB, Formality and Primetime is a plus* BSEE, MSCS or MSEE preferred Candidate must be familiar with Verilog and Synopsys tools... more |
|||
| Nov 04 | PMTS - SoC Verification Engineer | AMD | Boxborough, MA |
|
Experience in test bench development based upon C/C++, SystemC, Vera, Specman, or SystemVerilog required. Requires an understanding of computer architecture and/or graphics. more |
|||
| Nov 04 | WPAN IC Design Engineer (802.11) | Broadcom | Santa Clara, CA |
|
process including Verilog, VHDL and C /C++/SystemC . Strong analytical, and problem solving skills as well as hands-on lab debugging skills. Excellent knowledge of RTL... more |
|||
| Nov 04 | Engineer, Principal Software Developemnt (GPS / Windows CE) | Broadcom | Santa Clara, CA |
|
SoCs. Experience with SystemVerilog and/or SystemC is highly desirable. Experience debugging in RTL verification environment using waveform viewers such as Debussy, NCverilog or... more |
|||
| Nov 04 | Engineer, Principal Software Systems | Broadcom | Irvine, CA |
|
with Linux OS. - Proficiency in C, C++ and SystemC. Verilog and VHDL knowledge is a plus - Experience with networking test equipment (SmartBits, IXIA) - Strong analytical,... more |
|||
| Nov 04 | Principal Scientist | Broadcom | San Jose, CA |
|
simulation tools such as NS-2, Opnet, and SystemC. Ability to shape product roadmap from a technical, standards, and technology point of view is required. Strong knowledge of... more |
|||
| Nov 03 | .NET Architect - C# - ASP.NET - Software Architect - C#.NET | Cybercoders | Brooklyn, NY |
|
OOD, workflow, applicant tracking systemC# - ASP.NET - .NET 3.5 - C#.NET - .NET Architect - Architect - Software Architect - Senior Software Engineer - Lead Developer -... more |
|||
| Nov 03 | .NET Architect : C : ASP.NET : Software Architect : C.NET | Brooklyn, NY | |
|
OOD, workflow, applicant tracking systemC : ASP.NET : .NET 3.5 : C.NET : .NET Architect : Architect : Software Architect : Senior Software Engineer : Lead Developer : Application... more |
|||
| Nov 01 | Director/Principal Engineer - Methodology | QUALCOMM | San Diego, CA |
|
tools, commercial and in-house (C/C++, systemC, MATLAB). . Familiarity with ESL tools and flows. . Familiarity with Best of Class industry wide practices. Additional Skills . more |
|||
| Nov 01 | VLSI Design Automation Engineer (functional verification and ESL), Senior/Staff | QUALCOMM | San Diego, CA |
|
languages: VHDL, Verilog, System Verilog, SystemC, C/C++, assembly, Vera, SVTB, SVA, etc. - Experience in front-end EDA tools: HDL simulators (e.g. Questa, VCS, Incisive), formal... more |
|||
| Nov 01 | EDA Verification Engineer, Senior | QUALCOMM | San Diego, CA |
|
Strong knowledge of HVLs(VERA), HDLs(Verilog/VHDL/SystemVerilog), C/C++/SystemC. RTL simulation (ModelSim, VCS, Vera), Formal verification techniques (e.g. Model checking,... more |
|||
| Nov 01 | Director/Principal Engineer of Design Verification and Validation - Wireless Communications | QUALCOMM | San Diego, CA |
|
Vera, Verisity/Specman and/or SystemC preferred. You should have experience leading dynamic, effective teams and as such, excellent organization and time and project management... more |
|||
| Oct 31 | Principal Scientist | Broadcom | San Jose, CA |
|
simulation tools such as NS-2, Opnet, and SystemC.* Ability to shape product roadmap from a technical, standards, and technology point of view is required.* Strong knowledge of... more |
|||
| Oct 30 | WPAN IC Design Engineer | Broadcom | Santa Clara, CA |
|
process including Verilog, VHDL and C /C++/SystemC .* Strong analytical, and problem solving skills as well as hands-on lab debugging skills.* Excellent knowledge of RTL... more |
|||
| Oct 28 | Sr. Verification Engineer | Sandforce | Saratoga, CA |
|
Strong programming skills in C/C++, and at least one of the following; Verilog, SystemC, E, vera Knowledgeable in System Verilog a plus. Previous experience as a key member of an... more |
|||
| Oct 28 | Design Verification Engineer | Stec | San Diego, CA |
|
CA Skills/Experience - Verilog/VHDL, SystemC, SystemVerilog, OVM - C/C++, Matlab, scripting languages - 2-3 years Experience with OVM or URM methodology - Additional experience... more |
|||
| Oct 27 | Sr. Simulation Engineer | MIPS Technologies | Sunnyvale, CA |
|
devices for the simulators in C, C++ and SystemC. You will be working closely with ... desired. Must have strong C and C++ skill. SystemC experienceadesired. Having both... more |
|||
| Oct 27 | Sr. Verification Engineer | Sandforce | Saratoga, CA |
|
Strong programming skills in C/C++, and at least one of the following; Verilog, SystemC, E, vera Knowledgeable in System Verilog a plus. Previous experience as a key member of an... more |
|||
| Oct 26 | WPAN IC Design Engineer 802.11 | Broadcom | Santa Clara, CA |
|
process including Verilog, VHDL and C /C++/SystemC . . Strong analytical, and problem solving skills as well as hands-on lab debugging skills. . Excellent knowledge of RTL... more |
|||
| Oct 26 | Sr. IT Business Analyst | Kip Information Technologies | Novato, CA |
|
generation systemsb. Policy Management Systemc. Claims management Systemd. Customer information management systeme. Insurance Accounting Systemf. General Ledger systemPreferred... more |
|||
| Oct 26 | IT Business Analyst | Kip Information Technologies | Novato, CA |
|
generation systemsb. Policy Management Systemc. Claims management Systemd. Customer information management systeme. Insurance Accounting Systemf. General Ledger systemPreferred -... more |
|||
| Oct 23 | Applications Engineer Manager - Emulation | Mentor Graphics | San Jose, CA |
|
technical skills - C programming desirable. SystemC and C++ used in conjunction with chip design and verification highly desired. - Chip/ASIC design or verification experience -... more |
|||
| Oct 23 | Applications Engineer Manager - Emulation | Mentor Graphics | San Jose, CA |
|
technical skills - C programming desirable. SystemC and C++ used in conjunction with chip design and verification highly desired. - Chip/ASIC design or verification experience -... more |
|||
| Oct 22 | Technical Leader , Advanced Verification Technologies | Cadence Design | San Diego, CA |
|
tools [SpecMan], Vera, SystemVerilog or SystemC/C++ is required. Track record of successfully verifying complex ASICs is also required.Experience: 7+ years as a Verification... more |
|||
| Oct 22 | .NET Architect - C# Architect - Software Architect - C#.NET - VB | Cybercoders | Brooklyn, NY |
|
OOD, workflow, applicant tracking systemC# - ASP.NET - .NET 3.5 - C#.NET - .NET Architect - Architect - Software Architect - Senior Software Engineer - Lead Developer -... more |
|||
| Oct 21 | Technical Leader , Advanced Verification Technologies | Cadence Design | San Diego, CA |
|
tools [SpecMan], Vera, SystemVerilog or SystemC/C++ is required. Track record of ... + Verilog, VHDL, Specman, Vera, C++, or SystemC Methodologies: URM, AVM and/or VMM... more |
|||
| Oct 20 | Vice Chancellor for Strategic Initiatives | University of Texas System | Austin, TX |
|
InitiativesThe University of Texas SystemC/O WITT/KIEFFERAttention: John K. Thornburgh/Dennis M. Barden2015 Spring Road, Suite 510Oak Brook, Illinois 60523Confidential inquiries... more |
|||
| Oct 19 | Digital Design Staff Engineer | STMicroelectronics | Santa Clara, CA |
|
Experience Hardware modeling in C/SystemC or HDVL language (SystemVerilog, Specman). VLSI systems design and verification techniques. Channel coding algorithms and read/write... more |
|||
| Oct 19 | Sr. Verification Engineer | SanDisk | Milpitas, CA |
|
Assertions and behavioral modeling in SystemC and C++ and support of design and verification methodology enhancements.This position requires an MS degree or equivalent with 5 or... more |
|||
| Oct 17 | Engineer, Principal Software Developemnt (GPS / Windows CE) | Broadcom | Santa Clara, CA |
|
SoCs. Experience with SystemVerilog and/or SystemC is highly desirable. Experience debugging in RTL verification environment using waveform viewers such as Debussy, NCverilog or... more |
|||
| Oct 17 | Engineer, Principal Software Developemnt (GPS / Windows CE) | Broadcom | Santa Clara, CA |
|
SoCs. Experience with SystemVerilog and/or SystemC is highly desirable. Experience debugging in RTL verification environment using waveform viewers such as Debussy, NCverilog or... more |
|||
| Oct 17 | Sr. Verification Engineer | SanDisk | Milpitas, CA |
|
Assertions and behavioral modeling in SystemC and C++ and support of design and verification methodology enhancements. This position requires an MS degree or equivalent with 5 or... more |
|||
| Oct 15 | WPAN IC Design Engineer - 09-11656 | Broadcom | San Diego, CA |
|
process including Verilog, VHDL and C /C++/SystemC . Strong analytical, and problem solving skills as well as hands-on lab debugging skills. Excellent knowledge of RTL simulation... more |
|||
| Oct 15 | Emuation Engineer | Intel | Phoenix, AZ |
|
design using VHDL/Verilog/SystemVerilog/SystemC, pre-silicon validation/debug at ... with EDA Modeling languages such as SystemC Familiarity with PSL and/or SVA... more |
|||
| Oct 14 | Engineer, Principal Software Developemnt (GPS / Windows CE) | Broadcom | Santa Clara, CA |
|
* Experience with SystemVerilog and/or SystemC is highly desirable. * Experience debugging in RTL verification environment using waveform viewers such as Debussy, NCverilog or VCS... more |
|||
| Oct 13 | Engineer, Sr Staff Software Systems | Broadcom | Irvine, CA |
|
with Linux OS.- Proficiency in C, C++ and SystemC. Verilog and VHDL knowledge is a plus- Experience with networking test equipment (SmartBits, IXIA)- Strong analytical, diagnostic... more |
|||
| Oct 13 | Digital Design Staff Engineer | STMicroelectronics | Santa Clara, CA |
|
Experience Hardware modeling in C/SystemC or HDVL language (SystemVerilog, Specman). VLSI systems design and verification techniques. Channel coding algorithms and read/write... more |
|||
| Oct 12 | WPAN IC Design Engineer - 09-11656 | Broadcom | San Diego, CA |
|
process including Verilog, VHDL and C /C++/SystemC . Strong analytical, and problem solving skills as well as hands-on lab debugging skills. Excellent knowledge of RTL simulation... more |
|||
| Oct 11 | WPAN IC Design Engineer - 09-11656 | Broadcom | San Diego, CA |
|
Verilog, VHDL and C /C++/SystemC . • Strong analytical, and problem solving skills as well as hands-on lab debugging skills. • Excellent knowledge of RTL simulation and synthesis. more |
|||
| Oct 11 | WPAN IC Design Engineer - 09-11656 | Broadcom | San Diego, CA |
|
Verilog, VHDL and C /C++/SystemC . • Strong analytical, and problem solving skills as well as hands-on lab debugging skills. • Excellent knowledge of RTL simulation and synthesis. more |
|||
| Oct 11 | WPAN IC Design Engineer - 09-11656 | Broadcom | San Diego, CA |
|
Verilog, VHDL and C /C++/SystemC . • Strong analytical, and problem solving skills as well as hands-on lab debugging skills. • Excellent knowledge of RTL simulation and synthesis. more |
|||
| Oct 11 | WPAN IC Design Engineer - 09-11656 | Broadcom | San Diego, CA |
|
Verilog, VHDL and C /C++/SystemC . • Strong analytical, and problem solving skills as well as hands-on lab debugging skills. • Excellent knowledge of RTL simulation and synthesis. more |
|||
| Oct 10 | Sr. Simulation Engineer | MIPS Technologies | Sunnyvale, CA |
|
devices for the simulators in C, C++ and SystemC. You will be working closely with ... desired. Must have strong C and C++ skill. SystemC experience desired. Having both... more |
|||
Systemc Jobs powered by SimplyHired