Posted Job Title Company Location

Looking to hire? Post your job today!

Featured Job Postings from the Web
Nov 26 Principal Verification Engineer San Jose, CA

Object Oriented Programming System Verilog/SystemC - Hands on experience and knowledge of Advanced Verification HVL Based Methodologies, with specific knowledge of UVM - Hands on... more

Nov 21 Sr Digital Tech Lead Cadence Design Systems Cary, NC

* Formal (Assertion) Based Verification * SystemC, TLM1.0/TLM2.0 experience * Firmware/Boot code experience Requires Current US Work Authorization We offer a very aggressive... more

Nov 21 Principal Application Engineer Cadence Design Systems Austin, TX

environments utilizing SystemVerilog, e or SystemC/C++ . Looking for System Verilog and UVM skills. Experience creating a Verification Plan and using verication management tools... more

Nov 21 Principal R&D Application Engineer Cadence Design Systems San Jose, CA

programming and system simulation using SystemC is a plus Must have excellent written and verbal communication skills as well as good problem solving skills. Able to travel 2 to... more

Nov 21 Sr Application Engineer Cadence Design Systems San Jose, CA

with a mix of SystemVerilog, SystemC/C/C++, Verilog & VHDL using industry ... SystemVerilog, VHDL, Verilog, C/C++, SystemC Experience with debug of UVM Ability to... more

Nov 09 Principal R&D Application Engineer San Jose, CA

programming and system simulation using SystemC is a plus Must have excellent written and verbal communication skills as well as good problem solving skills. Able to travel 2 to... more

Nov 05 Principal EDA Software Engineer- Formal Verification CAE Recruiters San Jose, CA

abstract specifications written in C++/SystemC and their corresponding RTL implementations and contributing to leading edge software development for this tool. This will involve... more

Oct 28 Technical Director/Chip Architect Wireless and Broadband Communications Company Irvine, CA

precise and actionable manner. Detail oriented and quality driven Experience with Python, and simulation tools such as NS-2, Omnet++, SystemC is highly desirable... more

More Job Postings from the Web
Nov 27 System Performance Modeling and Analysis Careers @ Qualcomm Norfolk Southern Raleigh, NC

of different system simulation environments (SystemC/TLM, gem5, etc) - Familiarity with hardware design languages (Verilog, VHDL) - Data and Statistical Analysis... more

Nov 26 System Performance Modeling and Analysis Careers @ Qualcomm QUALCOMM Raleigh, NC

of different system simulation environments (SystemC/TLM, gem5, etc) - Familiarity with hardware design languages (Verilog, VHDL) - Data and Statistical Analysis Responsibilities:... more

Nov 26 Sr. IC Design Engineer (WiFi/DSP) Broadcom Sunnyvale, CA

ldpc concepts, etc. - Knowledge of systemC,C/C++, HLS, Perl, TCL or other scripting languages is desired Country US State/Province CA City/Town Sunnyvale Shift 1st Shift - Day... more

Nov 26 FPGA/ASIC Engineer General Dynamics Scottsdale, AZ

C/C++, Perl, and UNIX. Proficiency with SystemC and a big plus. Knowledge of OVM, UVM or VMM is required. Knowledge of high-speed peripheral interfaces (PCI/SpaceWire, SERDES,... more

Nov 25 Engineer Circuit Design 3(14015703) Northrop Grumman Manhattan Beach, CA

and modeling using C/C++, SystemVerilog, or SystemC. Northrop Grumman Corporation is a leading global security company providing innovative systems, products, and solutions in... more

Nov 25 Design Verification and Methodology Deployment Engineer Encore Semi San Diego, CA

languages: C, C++, and SystemC. • Experience in functional verification EDA tools: VCS, IUS, ModelSim, Jasper, 0-in, IFV, OneSpin, SLEC, etc is highly desired. • Scripting and... more

Nov 20 Emulation Applications Engineering Technical Lead Mentor Graphics San Diego, CA

Questa, VCS, IUS. *C programming desirable. SystemC and C++ used in conjunction with chip design and verification highly desired. *Chip/ASIC verification experience - knowledge of... more

Nov 19 Principal Electrical Engr Raytheon Dallas, TX

methodology utilizing industry standardized SystemC, OpenCL and OVM/UVM . The individual ... (VHDL/Verilog) languages 2. Expertise with SystemC with the TLM interface standard 3. more

Nov 18 Computer Architect / Computer Engineer Job Leidos San Diego, CA

4+ years of experience with Verilog, VHDL, SystemC, and/or SystemVerilog for the ... •Platform exploration (SystemC/TLM) for custom SoC using industry standard tools... more

Nov 13 Client Experience Coordinator (Medxcel) Medxcel Global Indianapolis, IN

into the systemc. Perform call transfers, when appropriated. Perform calls processes for non-service item related issue when deemed necessarye. Escalate issues to CEC Leadership... more

Nov 12 Intern: ASIC Engineer Juniper Networks Sunnyvale, CA

or Computer Science * Strong Verilog, SystemC or C/C++, Perl/shell skills. * Must have good leadership and communication skills. * Networking experience is highly desirable, but... more

Nov 09 Verification Engineer II Job SanDisk Milpitas, CA

include: Developing behavioral models in SystemC and C++ and methodology development for logic verification. RTL and Gate level simulation/verification. Support of assertions and... more

Nov 06 Staff Design Verification Engineers Commnexus Santa Clara, CA

development, infrastructure development, SystemC modeling, PCI-Express and SystemVerilog. Employer will accept Bachelor’s or foreign equivalent degree and 5 years of experience in... more

Nov 06 CPU Architect Quantum Solution Santa Clara, CA

-of-Order Execution Performance modeling and validation Expert level experience with cycle accurate simulators Software skills: C/C++ required, SystemC desired BS (5+ years... more

Oct 31 Staff Design Verification Engineers Futurewei Technologies Santa Clara, CA

development, infrastructure development, SystemC modeling, PCI-Express and SystemVerilog. Employer will accept Bachelors or foreign equivalent degree and 5 years of experience in... more

Oct 30 Validation Solutions Developer (TMG/DTS) Hillsboro, OR

based S/W development enviroment and tools, SystemC and ESL, HW design and Verification included CAD tools & flows. Working knowledge of high-speed interconnect or memory... more

Oct 30 Lead Member Technical Staff Mentor Graphics Incorporation Indiana

2-6 years, preferably in implementing bus protocol BFMs or similar. Knowledge of C/C++ and exposure to verification environments (SV OVM, SystemC, Vera) is a plus. Knowledge of... more

Oct 29 Validation Solutions Developer (TMG/DTS) Intel Hillsboro, OR

based S/W development enviroment and tools, SystemC and ESL, HW design and Verification included CAD tools & flows. Working knowledge of high-speed interconnect or memory... more

Oct 27 Architecture & Systems Graduate Researcher Artisan Austin, TX

of developing transaction-level models in SystemC or similar discrete event simulation frameworks * Strong programming skills using C++, object oriented software design and... more

Oct 27 Architecture & Systems Graduate Researcher Middlesex Community College Austin, TX

of developing transaction-level models in SystemC or similar discrete event simulation frameworks * Strong programming skills using C++, object oriented software design and... more

Oct 17 Embedded Systems Engineer.. UTC Aerospace Systems Windsor Locks, CT

and analysis using languages such as SystemC or UML, software requirements modeling and simulation-based verification, HIL and SIL verification testing, network performance... more

Oct 14 Digital Verification Engineer Cyient Charlotte, NC

+ of experience in OVM or UVM (or at least VMM), verification (systemverilog, ovm/uvm/vmm, random testbench), programming (oop, c/c++, systemc, perl), rtl design (verilog or... more

Oct 13 Advanced Memory Systems RTL Lead Engineer Job Micron Boise, ID

Compiler, PrimeTime, IC Compiler, etc.), SystemC. Education: A BS in Electrical or Computer Engineering or similar and 5+ years of logic/system design experience including ASIC... more

Oct 08 System Modelling Architect Enterprise Solutions Portland, OR

and validating cycle-accurate IP models in SystemC/TLM Integrate IP models in SOC ... stacks on the VP Skills: Embedded SW, C++, SystemC/ TLM2/ Perl/ Python/ Basic... more

Oct 08 Networking Architecture - Student position Intel Israel, PR

subsystem. The student will develop a SystemC modeling environment to accurately ... and the ability to be a self-starter. SystemC programming background -... more

Oct 08 Instant Closure Need Pre-Silicon Engineer @ Simplion Technologies Milpitas, CA

PCIe, USB, SATA, MIPI etc ) or Memory Interfaces ( Flash, DDR, SDIO etc ) or SoC infrastructure blocks ( Bus Infrastructure, DMA etc ). Experience in emulation / systemc is a... more

Oct 06 Staff Software Development Engineer - Modeling/Simulator Design Fusion408 Santa Clara, CA

* Create software model/simulator (in C++/C/SystemC) of ICs that we develop to enable ... Oriented programming abilities in C++ or SystemC. * Solid history with knowledge of IC... more

Oct 03 Engineer - Drive Architecture Hardware Systems - Entry Level Seagate Minnesota

modeling tools like Hyperformix Workbench, SystemC, and iSight. Internship in a related industry. Familiarity with Six Sigma, Design for Six Sigma, and Design for Reliability. HR... more

Jul 14 SMTS ASIC/ Layout Design Engineer Amd | Seamicro Sunnyvale, CA

well as CUDA/OpenCL experience is a plus o SystemC based modeling experience could be useful as well • Expert level in C/C++ programming and Linux • Unix environment experience... more

Apr 23 Lead Engineer Mentor Graphics Indiana

sure to ARM assembly language, ARM processor architecture, ARM Fast Models, QEMU are a plus. Exposure to Verilog/VHDL/System Verilog, SystemC and functional verification tools... more

Mar 10 Sr. Engineer, ASIC Design/Verification Sustainable Recruitment Concepts San Jose, CA

ec standards such as H.264, MPEG-2 or VP8 Knowledge of new H.265/HEVC standard a big plus Language: Verilog/VHDL, SystemVerilog, C/C++/SystemC, Scripting language Tools:... more

Jan 07 Sr. Verification Designer Cross Creek Systems Santa Clara, CA

flow Experience with tools - VERA, SystemC, TestBuilder, version control system and bug tracking system EDUCATION: Minimum of Master of Science degree Prefer Electrical... more

Jobs by Simply Hired